Keyboard Timing Diagram

Timing Diagram for Keyboard_Signal_Receiver Ignoring reset

based on clk → cycle	input: ps2_clk	input: data	internal: rx_bit index	internal: state	output: key_code	output: new_key
100	0			IDLE		
101	0					
102	1	same bit ↓				
103	0	b_0		IDLE		
⋮	1	b_0	0, next = 1	SAVING INPUT	next_this = this | b_0<<0	0
	0				0000 0000 b_0	
	0	b_1				
	1	b_1	1, next = 2		next_this = this | b_1<<1	
	.					
	.					
	.				$0b_6b_5b_4$ $b_3b_2b_1b_0$	
	0	b_7				
	1	b_7	7, next = 8	SAVING INPUT	next_this = this | b_7<<7	
	1		8	SAVING INPUT	$b_8b_7b_6b_5$ $b_4b_3b_2b_1$	
			8	TRANSMIT	"	1
			8	IDLE		
			0			